Notice of Allowability	Application No.	Applicant(s)	•
	10/808,421	TAKAHASHI ET AL.	
	Examiner	Art Unit	
	Steven D. Radosevich	2117	
The MAILING DATE of this communication appeal All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication IGHTS. This application is subject to	olication. If not include will be mailed in due o	d course. THIS
1. X This communication is responsive to 7/2/07.			
2. ☑ The allowed claim(s) is/are <u>9-14</u> .			
 Acknowledgment is made of a claim for foreign priority una) All b) Some c) None of the: Certified copies of the priority documents have Certified copies of the priority documents have Copies of the certified copies of the priority documents have Copies of the certified copies of the priority documents have international Bureau (PCT Rule 17.2(a)). 	be been received. be been received in Application No		on from the
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the req	uirements
 A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give 			OTICE OF
5. CORRECTED DRAWINGS (as "replacement sheets") mus	st be submitted.		
(a) including changes required by the Notice of Draftspers	son's Patent Drawing Review (PTO-	948) attached	
1) Thereto or 2) to Paper No./Mail Date			
(b) including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the O	office action of	
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the	.84(c)) should be written on the drawin he header according to 37 CFR 1.121(c	ngs in the front (not the ld).	back) of
 DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT 	sit of BIOLOGICAL MATERIAL n FOR THE DEPOSIT OF BIOLOGICA	nust be submitted. N AL MATERIAL.	ote the
Attachment(s) 1. Notice of References Cited (PTO-892) 2. Notice of Draftperson's Patent Drawing Review (PTO-948) 3. Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	5. Notice of Informal P. 6. Interview Summary Paper No./Mail Dat 7. Examiner's Amendn 8. Examiner's Stateme 9. Other	(PTO-413), e nent/Comment ent of Reasons for Allov A butt YNTHIA BRITT MARY EXAMINER	vance
		1-1-07	

DETAILED ACTION

Claims 1-14 are present within this instant examination. Claims 1-8 have been canceled by the applicant as indicted within applicant's remarks filed 7/2/2007 and will not be given further consideration within this examination.

Priority

Acknowledgment is made that foreign priority is claimed for this application and as such the date, 3/26/2003 is being used for this examination.

Allowable Subject Matter

The following is an examiner's statement of reasons for allowance:

Claims 9-14 are allowed.

The present invention pertains to a logic circuit having scan testing circuitry. The claimed invention recites features such as: "...A plurality of flip-flop (F/F) circuits having at least a first-stage scanning F/F circuit, a second-stage scanning F/F circuit and a last-stage scanning F/F circuit, each having a clock input terminal, a scanning input terminal and a scanning output terminal, the scanning F/F circuits being connected to one another so that a scanning clock signal is input to the clock input terminal of each scanning F/F circuit and a signal output from the scanning output terminal of the first-stage scanning F/F circuit is supplied to the scanning input terminal of the second-stage scanning F/F circuit for sequential logical operations; a feed-back signal line through which a signal from the scanning output terminal of the last-stage scanning F/F circuit is fed back; at least one data selector to select either an external scanning signal or the signal fed back from the last-stage scanning F/F circuit, the selected signal being

supplied to the scanning input terminal of the first-stage scanning F/F circuit; at least one scanning controller to supply a control signal to the data selector so that the signal fed back from the last-stage scanning F/F circuit is supplied to the scanning input terminal of the first-stage F/F scanning circuit, thus controlling each scanning F/F circuit in an internal scanning mode; an external scanning output terminal via which the signal fed back from the last-stage scanning F/F circuit is output from the logic circuit; at least one clock selector to select either an external scanning clock signal or an internal scanning clock signal supplied from the scanning controller, the selected scanning clock signal being supplied to the clock input terminal of each scanning F/F circuit; an external clock output terminal via which the selected scanning clock signal supplied to the clock input terminal of each scanning F/F circuit is output form the logic circuit; a disablesignal input terminal via which a disable signal for externally activating each scanning F/F circuit is input to the scanning controller to set an external F/F-scanning mode; and an enable output terminal via which an enable signal is output from the logic circuit, the enable signal indicating that the scanning F/F circuits are active in the sequential logical operations in the external F/F-scanning mode; wherein the scanning controller supplied the enable signal as an internal stall signal to the scanning F/F circuits when the enable signal is output from the logic circuit via the enable output terminal, the internal stall signal inhibiting the scanning clock signal to be supplied to the scanning F/F circuits."

None of the prior art, either taken by itself or in any combination there of would have anticipated or made obvious the following limitations combined with the above limitations at of before the time the invention was filed: "... A plurality of flip-flop (F/F)

circuits having at least a first-stage scanning F/F circuit, a second-stage scanning F/F circuit and a last-stage scanning F/F circuit, each having a clock input terminal, a scanning input terminal and a scanning output terminal, the scanning F/F circuits being connected to one another so that a scanning clock signal is input to the clock input terminal of each scanning F/F circuit and a signal output from the scanning output terminal of the first-stage scanning F/F circuit is supplied to the scanning input terminal of the second-stage scanning F/F circuit for sequential logical operations; a feed-back signal line through which a signal from the scanning output terminal of the last-stage scanning F/F circuit is fed back; at least one data selector to select either an external scanning signal or the signal fed back from the last-stage scanning F/F circuit, the selected signal being supplied to the scanning input terminal of the first-stage scanning F/F circuit; at least one scanning controller to supply a control signal to the data selector so that the signal fed back from the last-stage scanning F/F circuit is supplied to the scanning input terminal of the first-stage F/F scanning circuit, thus controlling each scanning F/F circuit in an internal scanning mode; an external scanning output terminal via which the signal fed back from the last-stage scanning F/F circuit is output from the logic circuit; at least one clock selector to select either an external scanning clock signal or an internal scanning clock signal supplied from the scanning controller, the selected scanning clock signal being supplied to the clock input terminal of each scanning F/F circuit; an external clock output terminal via which the selected scanning clock signal supplied to the clock input terminal of each scanning F/F circuit is output form the logic circuit; a disable-signal input terminal via which a disable signal for externally activating

each scanning F/F circuit is input to the scanning controller to set an external F/F-scanning mode; and an enable output terminal via which an enable signal is output from the logic circuit, the enable signal indicating that the scanning F/F circuits are active in the sequential logical operations in the external F/F-scanning mode; wherein the scanning controller supplied the enable signal as an internal stall signal to the scanning F/F circuits when the enable signal is output from the logic circuit via the enable output terminal, the internal stall signal inhibiting the scanning clock signal to be supplied to the scanning F/F circuits."

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven D. Radosevich whose telephone number is 571-272-2745. The examiner can normally be reached on 9am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques H. Louis can be reached on 571-272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Steven D. Radosevich

Examiner

Art Unit 2117

CYNTHIA BRITT
PRIMARY EXAMINER